ilusha/MIET_counter
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
MIET_counter/analog/params/NANDS.out
Ilusha 7698b9e70e initial
2024-03-17 16:01:20 +03:00

389 lines
No EOL
10 KiB
Text
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

**** 03/03/24 05:48:14 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********
* C:\Users\vmuser\Desktop\Documents\counter\analog\params\NANDS.sch
**** CIRCUIT DESCRIPTION
******************************************************************************
* Schematics Version 16.5.0
* Sun Mar 03 05:48:11 2024
.PARAM L=0.18u WN=0.4u WP=0.7u
.PARAM CL=1p VDD=2 M=4
.PARAM K1=4 K2=16 FICT=1
** Analysis setup **
.tran 0ns 100ns 5n 50ps
.STEP LIN PARAM FICT 1 2 1
.LIB "C:\Users\vmuser\Desktop\Documents\PART_2\NANDS.lib"
* From [PSPICE NETLIST] section of C:\Cadence\SPB_16.5\tools\PSpice\PSpice.ini:
.lib "nom.lib"
.INC "NANDS.net"
**** INCLUDING NANDS.net ****
* Schematics Netlist *
C_C1 0 BUF_OUT {CL}
M_M14 BUF_IN $N_0001 0 0 MbreakN
+ L={L}
+ W={WN}
M_M15 Vdd BUF_IN $N_0002 Vdd MbreakP
+ L={L}
+ W={WP*(K1)}
M_M19 $N_0002 BUF_IN 0 0 MbreakN
+ L={L}
+ W={WN*(K1)}
M_M17 Vdd $N_0002 BUF_OUT Vdd MbreakP
+ L={L}
+ W={WP*K2}
M_M21 BUF_OUT $N_0002 0 0 MbreakN
+ L={L}
+ W={WN*(K2)}
M_M30 NAND2_IN $N_0003 0 0 MbreakN
+ L={L}
+ W={WN}
M_M31 Vdd IN $N_0003 Vdd MbreakP
+ L={L}
+ W={WP}
M_M32 Vdd $N_0003 NAND2_IN Vdd MbreakP
+ L={L}
+ W={WP}
M_M33 $N_0003 IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M20 $N_0001 IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M36 Vdd NAND2_OUT $N_0004 Vdd MbreakP
+ L={L}
+ W={WP*M}
M_M37 $N_0004 NAND2_OUT 0 0 MbreakN
+ L={L}
+ W={WN*M}
M_M43 $N_0005 IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M41 Vdd IN $N_0005 Vdd Mbreakp
+ L={L}
+ W={WP}
M_M45 $N_0006 NAND3_OUT 0 0 MbreakN
+ L={L}
+ W={WN*M}
M_M44 Vdd NAND3_OUT $N_0006 Vdd MbreakP
+ L={L}
+ W={WP*M}
M_M13 Vdd $N_0001 BUF_IN Vdd Mbreakp
+ L={L}
+ W={WP}
M_M22 INV_IN $N_0007 0 0 MbreakN
+ L={L}
+ W={WN}
M_M25 $N_0007 IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M27 INV_OUT INV_IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M23 Vdd IN $N_0007 Vdd Mbreakp
+ L={L}
+ W={WP}
M_M52 Vdd $N_0007 INV_IN Vdd Mbreakp
+ L={L}
+ W={WP}
M_M53 Vdd INV_IN INV_OUT Vdd Mbreakp
+ L={L}
+ W={WP}
M_M28 Vdd INV_OUT $N_0008 Vdd Mbreakp
+ L={L}
+ W={WP*M}
M_M29 $N_0008 INV_OUT 0 0 MbreakN
+ L={L}
+ W={WN*M}
M_M57 Vdd Vdd NAND3_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M59 $N_0009 Vdd 0 0 MbreakN
+ L={L}
+ W={WN*3}
M_M34 Vdd NAND2_IN NAND2_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M55 Vdd $N_0010 NAND2_OUT $N_0010 MbreakP
+ L={L}
+ W={WP}
M_M54 $N_0011 $N_0010 0 0 MbreakN
+ L={L}
+ W={WN*2}
M_M35 NAND2_OUT NAND2_IN $N_0011 0 MbreakN
+ L={L}
+ W={WN*2}
M_M58 $N_0012 Vdd $N_0009 0 MbreakN
+ L={L}
+ W={WN*3}
M_M56 Vdd Vdd NAND3_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M48 NAND3_OUT NAND3_IN $N_0012 0 MbreakN
+ L={L}
+ W={WN*3}
M_M42 Vdd $N_0005 NAND3_IN Vdd MbreakP
+ L={L}
+ W={WP}
M_M40 NAND3_IN $N_0005 0 0 MbreakN
+ L={L}
+ W={WN}
M_M1 Vdd IN $N_0001 Vdd Mbreakp
+ L={L}
+ W={WP}
M_M62 $N_0013 NAND4_OUT 0 0 MbreakN
+ L={L}
+ W={WN*M}
M_M63 Vdd NAND4_OUT $N_0013 Vdd MbreakP
+ L={L}
+ W={WP*M}
M_M64 Vdd Vdd NAND4_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M67 Vdd Vdd NAND4_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M72 Vdd Vdd NAND4_OUT Vdd Mbreakp
+ L={L}
+ W={WP}
M_M76 $N_0014 Vdd 0 0 MbreakN
+ L={L}
+ W={WN*4}
M_M74 $N_0016 Vdd $N_0015 0 MbreakN
+ L={L}
+ W={WN*4}
M_M75 $N_0015 Vdd $N_0014 0 MbreakN
+ L={L}
+ W={WN*4}
M_M68 NAND4_OUT NAND4_IN $N_0016 0 MbreakN
+ L={L}
+ W={WN*4}
M_M60 $N_0017 IN 0 0 MbreakN
+ L={L}
+ W={WN}
M_M61 Vdd IN $N_0017 Vdd Mbreakp
+ L={L}
+ W={WP}
M_M70 Vdd $N_0017 NAND4_IN Vdd MbreakP
+ L={L}
+ W={WP}
M_M71 NAND4_IN $N_0017 0 0 MbreakN
+ L={L}
+ W={WN}
M_M69 Vdd NAND4_IN NAND4_OUT Vdd MbreakP
+ L={L}
+ W={WP}
M_M46 Vdd NAND3_IN NAND3_OUT Vdd MbreakP
+ L={L}
+ W={WP}
V_V1 Vdd 0 {VDD}
V_V2 IN 0
+PULSE 0 2 10n 1n 1n 9n 20n
**** RESUMING NANDS.cir ****
.PROBE V(*) I(*) W(*) D(*) NOISE(*)
.END
**** 03/03/24 05:48:14 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********
* C:\Users\vmuser\Desktop\Documents\counter\analog\params\NANDS.sch
**** MOSFET MODEL PARAMETERS
******************************************************************************
MbreakN MbreakP
NMOS PMOS
LEVEL 3 3
L 100.000000E-06 100.000000E-06
W 100.000000E-06 100.000000E-06
LD 10.000000E-09 10.000000E-09
VTO .34 -.4
KP 250.000000E-06 150.000000E-06
GAMMA .4 .4
PHI .2 .2
LAMBDA 0 0
IS 10.000000E-15 10.000000E-15
JS 0 0
PB .8 .8
PBSW .8 .8
CJ 0 0
CJSW 0 0
CGSO 10.000000E-12 10.000000E-12
CGDO 10.000000E-12 10.000000E-12
CGBO 0 0
TOX 4.000000E-09 4.000000E-09
XJ 0 0
UCRIT 10.000000E+03 10.000000E+03
VMAX 145.000000E+03 100.000000E+03
THETA .2 .3
KAPPA .01 .01
DIOMOD 1 1
VFB 0 0
LETA 0 0
WETA 0 0
U0 0 0
TEMP 0 0
VDD 5 5
XPART 0 0
**** 03/03/24 05:48:14 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********
* C:\Users\vmuser\Desktop\Documents\counter\analog\params\NANDS.sch
**** INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C
**** CURRENT STEP PARAM FICT = 1
******************************************************************************
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( IN) 0.0000 ( Vdd) 2.0000 (BUF_IN) 2.581E-09 (INV_IN) 2.581E-09
($N_0001) 2.0000 ($N_0002) 2.0000
($N_0003) 2.0000 ($N_0004) 645.1E-12
($N_0005) 2.0000 ($N_0006) 645.1E-12
($N_0007) 2.0000 ($N_0008) 645.1E-12
($N_0009) 11.44E-30 ($N_0010) 2.0000
($N_0011)-1.320E-24 ($N_0012) 11.44E-30
($N_0013) 645.1E-12 ($N_0014) 0.0000
($N_0015) 0.0000 ($N_0016) 0.0000
($N_0017) 2.0000 (BUF_OUT) 161.3E-12
(INV_OUT) 2.0000 (NAND2_IN) 2.581E-09
(NAND3_IN) 2.581E-09 (NAND4_IN) 2.581E-09
(NAND2_OUT) 2.0000 (NAND3_OUT) 2.0000
(NAND4_OUT) 2.0000
VOLTAGE SOURCE CURRENTS
NAME CURRENT
V_V1 -4.020E-11
V_V2 0.000E+00
TOTAL POWER DISSIPATION 8.04E-11 WATTS
**** 03/03/24 05:48:14 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********
* C:\Users\vmuser\Desktop\Documents\counter\analog\params\NANDS.sch
**** INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C
**** CURRENT STEP PARAM FICT = 2
******************************************************************************
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( IN) 0.0000 ( Vdd) 2.0000 (BUF_IN) 2.581E-09 (INV_IN) 2.581E-09
($N_0001) 2.0000 ($N_0002) 2.0000
($N_0003) 2.0000 ($N_0004) 645.1E-12
($N_0005) 2.0000 ($N_0006) 645.1E-12
($N_0007) 2.0000 ($N_0008) 645.1E-12
($N_0009) 11.44E-30 ($N_0010) 2.0000
($N_0011)-1.320E-24 ($N_0012) 11.44E-30
($N_0013) 645.1E-12 ($N_0014) 0.0000
($N_0015) 0.0000 ($N_0016) 0.0000
($N_0017) 2.0000 (BUF_OUT) 161.3E-12
(INV_OUT) 2.0000 (NAND2_IN) 2.581E-09
(NAND3_IN) 2.581E-09 (NAND4_IN) 2.581E-09
(NAND2_OUT) 2.0000 (NAND3_OUT) 2.0000
(NAND4_OUT) 2.0000
VOLTAGE SOURCE CURRENTS
NAME CURRENT
V_V1 -4.020E-11
V_V2 0.000E+00
TOTAL POWER DISSIPATION 8.04E-11 WATTS
JOB CONCLUDED
**** 03/03/24 05:48:14 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********
* C:\Users\vmuser\Desktop\Documents\counter\analog\params\NANDS.sch
**** JOB STATISTICS SUMMARY
**** CURRENT STEP PARAM FICT = 2
******************************************************************************
Total job time (using Solver 1) = 1.03
Reference in a new issue View git blame Copy permalink